mlangkabel 4eaae5d940 indicate balancing winner better

2026-05-03 11:23:24 +02:00

..

architecture.md

rename blueprint to schematic

2026-04-26 21:00:55 +02:00

concept.md

rename blueprint to schematic

2026-04-26 21:00:55 +02:00

requirements.md

indicate balancing winner better

2026-05-03 11:23:24 +02:00